


### IDT709089/79S/L

### **Features:**

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 6/7/9/12/15ns (max.)
  - Industrial: 12ns (max.)
- Low-power operation
  - IDT709089/79SActive: 950mW (typ.)Standby: 5mW (typ.)
  - IDT709089/79LActive: 950mW (typ.)Standby: 1mW (typ.)
- Flow-Through or Pipelined output mode on either port via the FT/PIPE pin
- Counter enable and reset features

- Dual chip enables allow for depth expansion without additional logic
- Full synchronous operation on both ports
  - 4ns setup to clock and 1ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 6.5ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 10ns cycle time, 100MHz operation in the Pipelined output mode
- \* TTL- compatible, single 5V (±10%) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in 100-pin Thin Quad Flatpack (TQFP) package

### **Functional Block Diagram**



#### NOTE:

1. A<sub>15</sub>x is a NC for IDT709079.


**JUNE 2004** 

### **Description:**

The IDT709089/79 is a high-speed  $64/32K \times 8$  bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709089/79 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{\text{CE}}0$  and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 950mW of power.

## Pin Configuration<sup>(1,2,3)</sup>



- 1. A<sub>15x</sub> is a NC for IDT709079.
- 2. All Vcc pins must be connected to power supply.
- 3. All GND pins must be connected to ground supply.
- 4. Package body is approximately 14mm x 14mm x 1.4mm.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

### **Pin Names**

Left Port	Right Port	Names
CEOL, CE1L	CEOR, CE1R	Chip Enables
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A15L <sup>(1)</sup>	A0R - A15R <sup>(1)</sup>	Address
I/O0L - I/O7L	I/O0R - I/O7R	Data Input/Output
CLKL	CLKR	Clock
ADSL	ADSR	Address Strobe
CNTENL	CNTENR	Counter Enable
CNTRSTL	<u>CNTRST</u> R	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline
V	CC	Power
G	ND	Ground

NOTE:

1. A<sub>15</sub>x is a NC for IDT709079.

3242 tbl 01

# Truth Table I— Read/Write and Enable Control<sup>(1,2,3)</sup>

ŌĒ	CLK	Œ	CE <sub>1</sub>	R/W	I/O <sub>0-7</sub>	Mode
Х	<b>↑</b>	Н	Χ	Х	High-Z	Deselected
Х	<b>↑</b>	Х	L	Х	High-Z	Deselected
Х	<b>↑</b>	L	Н	L	DIN	Write
L	<b>↑</b>	L	Н	Н	Dout	Read
Н	Χ	L	Н	Χ	High-Z	Outputs Disabled

3242 tbl 02

#### NOTES:

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2. ADS, CNTEN, CNTRST = X.
- 3.  $\overline{\text{OE}}$  is an asynchronous input signal.

### Truth Table II—Address Counter Control<sup>(1,2)</sup>

	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								
External Address	Previous Internal Address	Internal Address Used	CLK	ĀDS	CNTEN	CNTRST	I/O <sup>(3)</sup>	MODE	
An	Х	An	<b>↑</b>	L <sup>(4)</sup>	Х	Н	Dvo (n)	External Address Used	
Х	An	An + 1	<b>↑</b>	Н	L <sup>(5)</sup>	Н	Dvo(n+1)	Counter Enabled—Internal Address generation	
Х	An + 1	An + 1	1	Н	Н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)	
Х	Х	A0	<b>↑</b>	Χ	Х	L <sup>(4)</sup>	Di/o(0)	Counter Reset to Address 0	

5640 tbl 03

- 1. "H" =  $V_{IH}$ , "L" =  $V_{IL}$ , "X" = Don't Care.
- 2.  $\overline{CE}_0$  and  $\overline{OE}$  = VIL; CE1 and R/ $\overline{W}$  = VIH.
- 3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4.  $\overline{ADS}$  is independent of all other signals including  $\overline{CE}_0$  and  $CE_1$ .
- 5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo and CE1.

# Recommended Operating Temperature and Supply Voltage<sup>(1)</sup>

-		<u> </u>						
Grade	Ambient Temperature	GND	Vcc					
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%					
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%					

3242 tbl 04

#### NOTES

1. This is the parameter TA. This is the "instant on" case temperature.

# **Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0 <sup>(1)</sup>	V
VIL	Input Low Voltage	-0.5 <sup>(2)</sup>		0.8	V

3242 thl 05

#### NOTES:

- 1. VTERM must not exceed Vcc + 10%.
- 2.  $V_{IL} \ge -1.5V$  for pulse width less than 10ns.

### Absolute Maximum Ratings(1)

Symbol     Rating     Commercial & Industrial       VTERM <sup>(2)</sup> Terminal Voltage with Respect to GND     -0.5 to +7.0       TBIAS     Temperature Under Bias     -55 to +125       TSTG     Storage Temperature     -65 to +150       TJN     Junction Temperature     +150					
Symbol	Rating		Unit		
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V		
TBIAS	Temperature Under Bias	-55 to +125	°C		
Tstg	Storage Temperature	-65 to +150	°C		
Тли	Junction Temperature	+150	°C		
Іоит	DC Output Current	50	mA		

3242 tbl 06

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc+ 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.
- 3. Ambient Temperature Under DC Bias. No AC Conditions. Chip Deselected.

## Capacitance<sup>(1)</sup>

### $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Cout <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF

3242 tbl 07

#### NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references CI/O.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

			709089		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, $Vin = 0V$ to $Vcc$	1	10	μA
lLO	Output Leakage Current	CE0 = V <sub>IH</sub> or CE1 = V <sub>IL</sub> , V <sub>OUT</sub> = 0V to V <sub>CC</sub>	1	10	μA
Vol	Output Low Voltage	IoL = +4mA		0.4	V
Vон	Output High Voltage	Iон = -4mA	2.4	_	V

NOTE:

1. At Vcc ≤ 2.0V input leakages are undefined.

3242 tbl 08

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup> (Vcc = 5V ± 10%)

•				709089/79X6 Com'l Only			9/79X7 Only	709089 Com'l			
Symbol	Parameter	Test Condition	Versi	on	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CEL and CER= VIL Outputs Disabled	COM'L	S L	270 270	585 525	250 250	490 440	210 210	390 350	mA
	(BOIN PORS ACTIVE)	$f = f_{MAX}^{(1)}$	IND	S L							
ISB1	(Both Ports - TTL	$\overline{CE}L = \overline{CE}R = VIH$ $f = fMAX^{(1)}$	COM'L	S L	80 80	205 175	65 65	170 145	50 50	135 115	mA
Level Inputs)	Level inputs)		IND	S L		_ _				<u> </u>	
ISB2	(One Port - TTL	CE"A" = VIL and CE"B" = VIH <sup>(3)</sup> Active Port Outputs Disabled, f=fMAX <sup>(1)</sup>	COM'L	S L	180 180	405 360	160 160	340 295	140 140	270 240	mA
	Level Inputs)		IND	S L		_					
ISB3	Full Standby Current (Both Ports -	Both Ports CER and CEL > VCC - 0.2V	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
	ČMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or} $ $VIN \le 0.2V, f = 0^{(2)}$	IND	S L		_				_	
ISB4	(One Port -   CE"B" > V	CE"B" > VCC - 0.2V <sup>(5)</sup>	COM'L	S L	170 170	395 340	150 150	330 290	130 130	245 225	mA
ČMOS Level Inputs)	$VIN \ge \overline{V}CC - 0.2V$ or $VIN \le 0.2V$ , Active Port Outputs Disabled, $f = fMAX^{(1)}$	IND	S L	_ _	_ _	_ _	 	_ _			

3242 tbl 09

- 1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. lcc pc(f=0) = 150mA (Typ).
- 5.  $\overline{CE}x = VIL \text{ means } \overline{CE}0x = VIL \text{ and } CE1x = VIH$ 
  - $\overline{\text{CE}}\text{x} = \text{V}\text{IH means } \overline{\text{CE}}\text{0x} = \text{V}\text{IH or CE}\text{1x} = \text{V}\text{IL}$
  - $\overline{CE}x \leq 0.2V$  means  $\overline{CE}ox \leq 0.2V$  and CE1x  $\geq$  Vcc 0.2V
  - $\overline{\text{CE}} \times \overline{\text{Vcc}} 0.2 \text{V}$  means  $\overline{\text{CE}} \times \overline{\text{Ox}} \ge \text{Vcc} 0.2 \text{V}$  or  $\overline{\text{CE}} \times \overline{\text{CE}} \times \overline{\text{CE}} = 0.2 \text{V}$
  - "X" represents "L" for left port or "R" for right port.
- 6. 'X' in part numbers indicate power (S or L).

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range<sup>(6)</sup> (Vcc = 5V ± 10%)(cont'd)

			Version		709089 Co & I	m'l	709089/ Com'l		
Symbol	Parameter	Test Condition			Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
Icc	ICC Dynamic Operating Current (Both Ports Active) $\overline{CE}L$ and $\overline{CE}R=VIL$ Outputs Disabled $f = fMAX^{(1)}$	CEL and CER= VIL Outputs Disabled f = fMAX <sup>(1)</sup>	COM'L	S L	200 200	345 305	190 190	325 285	mA
(Both Ports Active)		IND	S L	200 200	380 340				
$ \begin{array}{c} \text{ISB1} & \text{Standby Current} \\ (\text{Both Ports} - \text{TTL} \\ \text{Level Inputs}) \end{array} \qquad \begin{array}{c} \overline{\text{CEL}} = \overline{\text{CER}} = V \\ \text{f} = \text{fMAX}^{(1)} \end{array} $	$\overline{CE}L = \overline{CE}R = VIH$ $f = fMAX^{(1)}$	COM'L	S L	50 50	110 90	50 50	110 90	mA	
	Level inpuis)		IND	S L	50 50	125 105			
ISB2	(One Port - TTL $\overline{CE}$ "B" = VIH <sup>(3)</sup>	<u>CE</u> "B" = VIH <sup>(3)</sup>	COM'L	S L	130 130	230 200	120 120	220 190	mA
	Level Inputs)	Active Port Outputs Disabled, f=fMAX <sup>(1)</sup>	IND	S L	130 130	245 215			
ISB3	Full Standby Current (Both Ports -	Both Ports CER and CEL > Vcc - 0.2V	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or} VIN \le 0.2V, f = 0^{(2)}$	IND	S L	1.0 0.2	15 5			
ISB4	(One Port - CE"B" >	<u>CE</u> "A" ≤ 0.2V and <u>CE</u> "B" > VCC - 0.2V <sup>(5)</sup>	COM'L	S L	120 120	205 185	110 110	195 175	mA
	CMOS Level Inputs) $VIN \ge \overline{V}CC - 0.2V$ or $VIN \le 0.2V$ , Active Port Outputs Disabled, $f = fMAX^{(1)}$		IND	S L	120 120	220 200	_	_	

3242 tbl 09a

- 1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. lcc pc(f=0) = 150mA (Typ).
- 5.  $\overline{CE}x = VIL \text{ means } \overline{CE}0x = VIL \text{ and } CE1x = VIH$ 
  - $\overline{CE}x$  = VIH means  $\overline{CE}_{0x}$  = VIH or CE1x = VIL
  - $\overline{\text{CE}}\text{x} \leq 0.2 \text{V}$  means  $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$  and  $\text{CE}\text{1x} \geq \text{Vcc}$  0.2 V
  - $\overline{\text{CE}}$ x  $\geq$  Vcc 0.2V means  $\overline{\text{CE}}$ 0x  $\geq$  Vcc 0.2V or CE1x  $\leq$  0.2V
  - "X" represents "L" for left port or "R" for right port.
- 6. 'X' in part numbers indicate power (S or L).

### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3242 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tckLz, tckHz, toLz, and toHz). \*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

# AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3,4)}$ (Vcc = 5V ± 10%, TA = 0°C to +70°C)

		70908 Com'	9/79X6 I Only		9/79X7 I Only	70908	9/79X9 I Only	709089 Co	9/79X12 om'l Ind		9/79X15 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	19	_	22	_	25		30	_	35	_	ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	10	_	12	_	15		20	_	25	_	ns
tcH1	Clock High Time (Flow-Through) <sup>(2)</sup>	6.5	_	7.5	_	12	_	12	_	12	_	ns
tcl1	Clock Low Time (Flow-Through) <sup>(2)</sup>	6.5	_	7.5	_	12	_	12	_	12	_	ns
tcH2	Clock High Time (Pipelined) <sup>(2)</sup>	4	_	5	_	6	_	8	_	10	_	ns
tcL2	Clock Low Time (Pipelined) <sup>(2)</sup>	4	_	5	_	6	_	8	_	10	_	ns
tr	Clock Rise Time	_	3	_	3	_	3	_	3	_	3	ns
tF	Clock Fall Time	_	3	_	3	-	3	_	3	_	3	ns
tsa	Address Setup Time	3.5	_	4	_	4	_	4	_	4	_	ns
tha	Address Hold Time	0	_	0	_	1	_	1	_	1	_	ns
tsc	Chip Enable Setup Time	3.5	_	4	_	4	_	4	_	4	_	ns
thc	Chip Enable Hold Time	0		0	_	1	_	1	_	1	_	ns
tsw	R/W Setup Time	3.5	_	4	_	4	_	4	_	4	_	ns
thw	R/W Hold Time	0	_	0	_	1	_	1	_	1	_	ns
tsp	Input Data Setup Time	3.5	_	4	_	4	_	4	_	4	_	ns
tHD	Input Data Hold Time	0	_	0	_	1	_	1	_	1	_	ns
tsad	ADS Setup Time	3.5	_	4	_	4	_	4	_	4	_	ns
thad	ADS Hold Time	0	_	0	_	1	_	1	_	1	_	ns
tscn	CNTEN Setup Time	3.5	_	4	_	4	_	4	_	4	_	ns
thon	CNTEN Hold Time	0	_	0	_	1		1	_	1	_	ns
tsrst	CNTRST Setup Time	3.5	_	4	_	4	_	4	_	4	_	ns
thrst	CNTRST Hold Time	0	_	0	_	1	_	1	_	1	_	ns
toe	Output Enable to Data Valid		6.5	_	7.5	_	9	_	12	_	15	ns
toLZ	Output Enable to Output Low-Z <sup>(1)</sup>	2	_	2	_	2	_	2	_	2	_	ns
tонz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through)(2)	_	15	_	18	_	20	_	25	_	30	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>	_	6.5	_	7.5	_	9		12	_	15	ns
toc	Data Output Hold After Clock High	2	_	2	_	2		2	_	2	_	ns
tckhz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2	_	2	_	2		2		2		ns
Port-to-Port D	Delay											
tcwdd	Write Port Clock High to Read Data Delay	_	24	_	28	_	35		40	_	50	ns
tccs	Clock-to-Clock Setup Time	_	9	_	10		15		15		20	ns

<sup>3242</sup> tbl 11


<sup>1.</sup> Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.

<sup>2.</sup> The Pipelined output parameters (tcyc2, tcb2) apply to either or both left and right ports when FT/PIPE = VIH. Flow-through parameters (tcyc1, tcb1) apply when FT/PIPE = VIL for that port.


<sup>3.</sup> All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

<sup>4. &#</sup>x27;X' in part number indicates power rating (S or L).

# Timing Waveform of Read Cycle for Flow-Through Output $(\overline{FT}/PIPE"x" = VIL)^{(3,6)}$




# Timing Waveform of Read Cycle for Pipelined Output $(\overline{FT}/PIPE"x" = Vih)^{(3,6)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3.  $\overline{ADS} = V_{IL}$ ,  $\overline{CNTEN}$  and  $\overline{CNTRST} = V_{IH}$ .
- 4. The output is disabled (High-Impedance state) by  $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$  or  $\text{CE}_1 = \text{V}_{\text{IL}}$  following the next rising edge of clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.

# Timing Waveform of a Bank Select Pipelined Read<sup>(1,2)</sup>




## Timing Waveform of a Bank Select Flow-Through Read<sup>(6,7)</sup>




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709089/79 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{OE}$  and  $\overline{ADS}$  = VIL;  $\overline{CE1(B1)}$ ,  $\overline{CE1(B2)}$ ,  $\overline{R/W}$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. CEo and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
- 5.  $\overline{OE} = VIL$  for the Right Port, which is being read from.  $\overline{OE} = VIH$  for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
   If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1, tcwbb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A".

# Timing Waveform with Port-to-Port Flow-Through Read<sup>(1,2,3,5)</sup>




- Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
   CE<sub>0</sub> and ADS = VIL; CE<sub>1</sub>, CNTEN, and CNTRST = VIH.
- 3.  $\overline{OE}$  = VIL for the Right Port, which is being read from.  $\overline{OE}$  = VIH for the Left Port, which is being written to.
- 4. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp. If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 5. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A".

# Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )<sup>(3)</sup>




## Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{\text{CE}}_0$  and  $\overline{\text{ADS}}$  = VIL; CE1,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{CNTRST}}$  = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

# Timing Waveform Flow-Through Read-to-Write-to-Read $(\overline{OE} = V_{IL})^{(3)}$




# Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{\text{OE}}$ Controlled) $^{(3)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3.  $\overline{\text{CE}}_0$  and  $\overline{\text{ADS}}$  = V<sub>IL</sub>; CE<sub>1</sub>,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{CNTRST}}$  = V<sub>IH</sub>.
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




# Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>




- 1.  $\overline{CE}_0$  and  $\overline{OE}$  = VIL; CE1, R/ $\overline{W}$ , and  $\overline{CNTRST}$  = VIH.
- 2. If there is no address change via  $\overline{ADS} = VIL$  (loading a new address) or  $\overline{CNTEN} = VIL$  (advancing the address), i.e.  $\overline{ADS} = VIH$  and  $\overline{CNTEN} = VIH$ , then the data output remains constant for subsequent clocks.

# Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



## Timing Waveform of Counter Reset (Pipelined Outputs)(2)



### NOTES: 1. $\overline{CE}_0$ and $R/\overline{W} = VIL$ ; $CE_1$ and $\overline{CNTRST} = VIH$ .

- \overline{CE}\_0 = VII.; CE\_1 = VIH.
   The "Internal Address" is equal to the "External Address" when \overline{ADS} = VIL and equals the counter output when \overline{ADS} = VIH.
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = VIL$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset. ADDR<sub>0</sub> will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = V<sub>IL</sub> advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.

### **Functional Description**

The IDT709089/79 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on  $\overline{\text{CE}}0$  or a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709089/79's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{\text{CE}}0$  LOW and CE1 HIGH to reactivate the outputs.

### **Depth and Width Expansion**

The IDT709089/79 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.


The IDT709089/79 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 16-bit or wider applications.



### NOTE:

1. A15 is for IDT709089, A14 is for IDT709079.

## **Ordering Information**



### NOTE:

## **Ordering Information for Flow-through Devices**

Old Flow-through Part	New Combined Part				
70908S/L20	709089S/L9				
70908S/L25	709089S/L12				
70908S/L30	709089S/L15				

3242 tbl 12

### IDT Clock Solution for IDT709089/79 Dual-Port

IBT Glock Goldtion for IBT 703003/13 Buai-Fort										
IDT Dual-Port Part Number	Dual-Port I/O Specitications		Clock Specifications			IDT	IDT			
	Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	PLL Clock Device	Non-PLL Clock Device		
709089/79	5	TTL	9pF	40%	100	150ps	FCT88915TT	49FCT805T 49FCT806T 74FCT807T		

3242 tbl 13

<sup>1.</sup> Contact your local sales office for industrial temp range for other speeds, packages and powers.

### **Datasheet Document History**

1/12/99: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections Added additional notes to pin configurations Page 15 Added Depth and Width Expansion note

6/7/99: Changed drawing format

Page 4 Deleted note 6 for Table II

11/10/99: Replaced IDT logo

2/18/00:

Page 1 Removed "Separate upper-byte..." line 12/22/99:

1/12/00: Combined Pipelined 709089 family and Flow-through 70908 family offerings into one data sheet

Changed ±200mV in waveform notes to 0mV

Added corresponding part chart with ordering information Pages 8 and 9 Changed ±220mV waveform notes to 0mV

Page 9 Changed "Operation" in heading to "Pipelined Output", fixed drawing 08

Removed PGA package

5/24/00: Page 3 Changed information in Truth Table II

Page 4 Increased storage temperature parameters

Clarified Taparameter

Page 5 DC Electrical parameters-changed wording from "open" to "disabled"

Added Industrial Temperature Ranges and removed related notes

01/10/02: Page 2 Added date revision for pin configuration

Page 5 & 7 Removed industrial temp from column headings and values for 15ns from AC & DC Electrical Characteristics

Page 16 Removed industrial offering from 15ns ordering info and added industrial temp footnote

Page 1 & 17 Replaced IDT TM logo with ® logo

Consolidated multiple devices into one datasheet 06/21/04:

Removed Preliminary status from datasheet

Page 4 Added Junction Temperature to Absolute Maximum Ratings Table

Added Ambient Temperature footnote

Page 5 Added 6ns & 7ns speed DC timing numbers to the DC Electrical Characteristics Table Page 8 Added 6ns & 7ns speed AC timing numbers to the AC Electrical Characteristics Table

Page 17 Added 6ns & 7ns speed grades to ordering information

Added IDT Clock Solution Table

Page 1 & 18 Replaced old ® logo with new TM logo

